library verilog;
use verilog.vl_types.all;
entity ctr_bench is
end ctr_bench;
